

ATTORNEY DOCKET NO.: ASC-049C1

APPLICANT(S): Fitzgerald

SERIAL NO.: 10/774,890

FILING DATE: February 9, 2004

GROUP: 2818

U.S. PATENT DOCUMENTS

EXAM. INIT.		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE		
UH	A170	2002/0063292	05/30/2002	Armstrong et al.					
1	A171	2002/0190284	12/19/2002	Murthy et al.			12/30/1999		
	A172	2004/0007724	01/15/2004	Murthy et al.			07/12/2002		
	A173	2004/0014276	01/22/2004	Murthy et al.			07/16/2002		
	A174	2004/0070035	04/15/2004	Murthy et al.		· .	07/23/2003		
	A175	2004/0084735	05/06/2004	Murthy et al.			07/23/2003		
	A176	2004/0119101	06/24/2004	Schrom et al.			12/23/2002		
	A177	2004/0142545	07/22/2004	Ngo et al.			01/17/2003		
	A178	2004/0173815	09/09/2004	Yeo et al.			03/04/2003		
	A179	5,089,872	02/18/1992	Ozturk et al.					
	A180	5,242,847	09/07/1993	Ozturk et al.					
	A181	6,228,694	05/08/2001	Doyle et al.					
	A182	6,235,568	05/22/2001	Murthy et al.	-				
	A183	6,281,532	08/28/2001	Doyle et al.					
	A184	6,326,664	12/04/2001	Chau et al.					
	A185	6,563,152	05/13/2003	Roberds et al.			12/29/2000		
	A186	6,605,498	08/12/2003	Murthy et al.			03/29/2002		
	A187	6,621,131	09/16/2003	Murthy et al.			11/01/2001		
	A188	6,657,223	12/02/2003	Wang et al.			10/29/2002		
	A189	6,703,648	03/09/2004	Xiang et al.			10/29/2002		
	A190	6,743,684	06/01/2004	Liu	-		10/11/2002		
EXAMINER MULLION TURES DATE CONSIDERED 2/3/05									

FORM PTO – 1449				ATTORNEY DOCKET NO.: ASC-013							
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT					APPLICANT(S): Bulsara et al.						
					SERIAL N	NO.: 10/2	18,007				
		FILING D	ATE: Au	igust 13, 2	002						
					GROUP:	2813					
			U.S.	PATEN	r documi	ENTS					
EXAM. INIT.		DOCUMENT DATE NAME NUMBER			,					NG DATE IF COPRIATE	
										-·	
			FOREI	GN PATI	ENT DOCU	MENTS			-	, - ·	
EXAM. INIT.			Y CLASS	SUB CLASS	FILING DATE	ONLY LANG		ENGLISH LANG (Y/N)			
		·									
OTHER ART, JOURNAL ARTICLES, ETC.											
EXAM. INIT.	отн	ER DOCUMENTS:									
ux	C102 Gannavaram, et al., "Low Temperature (<800°C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 137-440.									n echnical	
	C103	Ge et al., "Process- International Electr	Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," <u>IEEE</u> <u>International Electron Devices Meeting Technical Digest</u> , (2003) pp. 73-76.								
	C104	Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," <u>IEEE International Electron Devices Meeting Technical Digest</u> , (2003), 11.6.1-11.6.3.									
	C105	Hamada et al., "A N Electron Devices, V					d MOS De	vices," <u>IEE</u>	E Tran	sactions on	
	C106	_	Huang et al., "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," <u>IEEE Electron</u> <u>Device Letters</u> , Vol. 17, No. 6 (June 1996), pp. 291-293.								
	C107	Huang et al., "LOC Devices, Vol. 44, N				lm SOI De	vices," <u>IEE</u>	E Transact	ions on	Electron	
	C108	Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si _{1-x} Ge _x Source/Drain", <u>IEEE Electron Device Letters</u> , Vol. 21, No. 9, (Sept. 2000) pp. 448-450.									
	C109	lida et al., "Therma mobility," Solid-Sta					or bonded v	vafer and e	ffects o	n electron	
EXAMIN	EXAMINER MALLUMY DATE CONSIDERED 2/3/05										

FORM PTO – 1449					ATTORNEY DOCKET NO.: ASC-013						
		TAL INFORMAT	APPLICANT(S): Bulsara et al.								
DISCLO	SURE	STATEMENT	SERIAL N	IO.: 10/2	18,007						
			FILING D	ATE: Au	igust 13, 2	:002					
					GROUP:	2813					
			U.S.	PATENT	Γ DOCUMENTS						
EXAM. INIT.						CLASS SUB FILING DA CLASS APPROPRI				G DATE IF OPRIATE	
							·				
FOREIGN PATENT DOCUMENTS											
EXAM. INIT.				COUNTRY	CLASS	SUB CLASS	FILING DATE	ONLY L		ENGLISH LANG (Y/N)	
				· , · · ·							
OTHER ART, JOURNAL ARTICLES, ETC.											
EXAM. INIT.	ОТН	ER DOCUMENTS:	(Including A	Author, Tit	le, Date, Rele	vant Page	es, Place of	Publicatio	n)		
let	C110 Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250.									sistor	
j	C111 Lochtefeld et al., "Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress," IEEE Electron Device Letters, Vol. 22, No. 12 (2001), pp. 591-593.										
	C112	2 Ootsuka et al., "A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications," <u>IEEE International Electron Devices Meeting Technical Digest</u> , (2000), pp. 575-578.									
	C113	Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," <u>IEEE</u> <u>International Electron Devices Meeting Technical Digest</u> , (2002), pp. 27-30.									
	C114	Öztürk, et al., "Adva International Electro						Sub-70 nm	CMOS	," <u>IEEE</u>	
	C115 Öztürk, et al., "Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Sclective Silicon-Germanium Technology," Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.										
	C116	Öztürk, et al., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., Vol. 717, (2002), pp. C4.1.1-C4.1.12.									
	C117 Öztürk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si _{1-x} Ge _x Source/Drain Junctions for Nanoscale CMOS," <u>IEEE International Electron Device Meeting Technical Digest</u> (2003), pp. 497-500.										
	C118	Shimizu et al., "Loc Enhancement," <u>IEE</u>									
EXAMIN	EXAMINER MAILUONNAS DATE CONSIDERED 2/3/0:										

FORM PTO – 1449					,	ATTORNEY DOCKET NO.: ASC-013							
SUPPLEMENTAL INFORMATION					APPLICANT(S): Bulsara et al.								
DISCLOSURE STATEMENT					5	SERIAL N	O.: 10/2	8,007					
						FILING D	ATE: Au	gust 13, 2	002				
						GROUP: 2	2813						
	<u>-</u> -		ATENT I	OCUME	ENTS								
EXAM. INIT.		DOCUMENT NUMBER						CLASS	SUB CLASS				
FOREIGN PATENT DOCUMENTS													
EXAM.						CLASS	SUB CLASS	FILING DATE	ONLY LANG		ENGLISH LANG (Y/N)		
	OTHER ART, JOURNAL ARTICLES, ETC.												
EXAM. INIT.	· -												
MK	C119	Thompson et al., "A Logic Nanotechnology Featuring Strained-Silicon," <u>IEEE Electron Device Letters</u> , Vol. 25, No. 4 (April 2004), pp. 191-193.											
	C120	Thompson et al., "A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 um ² SRAM Cell," IEEE International Electron Devices Meeting Technical Digest, (2002), pp. 61-64.											
	C121	Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain," IEEE International Electron Devices Meeting Technical Digest, (1997), pp. 939-941.											
V	C122	C122 Uchino, et al., "A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-µm CMOS ULSIs," IEEE International Electron Device Meeting Technical Digest, (1997), pp. 479-482.											
						· · · · · · · · · · · · · · · · · · ·		 					
									 -				
					100								
								·					
		<u> </u>								7 -			
3125679-1	ER	Whall	hons	1	as I	DATE CO	NSIDERI	ED :	2/3/	105			

3125679-1